## 8-BIT, HIGH SPEED D/A CONVERTER

## FEATURES

- 275 MWPS Conversion Rate - Version A
- 165 MWPS Conversion Rate - Version B
- Compatible with TDC1018 and HDAC10180 with Improved Performance
- RS-343-A Compatible
- Complete Video Controls: Sync, Blank, Bright and Reference White (Force High)
- 10KH, 100K ECL Compatible
- Single Power Supply
- Registered Data and Video Controls
- Differential Current Outputs
- ESD Protected Data and Control Inputs


## GENERAL DESCRIPTION

The SPT1018 is a monolithic 8-bit digital-to-analog converter capable of accepting video data at a 165 or 275 MWPS rate. Complete with video controls (Sync, Blank, Reference White [Force High], Bright), the SPT1018 directly drives doublyterminated 50 or 75 ohm loads to standard composite video levels. The standard set-up level is 7.5 IRE. The SPT1018 is pin-compatible with the HDAC10180 and the TDC1018, with

## APPLICATIONS

- High Resolution Color or Monochrome Raster Graphics Displays
- Medical Electronics: CAT, PET, MR Imaging Displays
- CAD/CAE Workstations
- Solids Modeling
- General Purpose High-Speed D/A Conversion
- Digital Synthesizers
- Automated Test Equipment
- Digital Transmitters/Modulators


## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATING (Beyond which damage may occur)1

Supply Voltages
$\mathrm{V}_{\mathrm{EE}}$ (measured to $\mathrm{V}_{\mathrm{CC}}$ ) .............................. -7.0 to 0.5 V
Input Voltages
CONV, Data, and Controls ......................... $\mathrm{V}_{\mathrm{EE}}$ to 0.5 V
(measured to $\mathrm{V}_{\mathrm{CC}}$ )
Ref+ (measured to $\mathrm{V}_{\mathrm{CC}}$ )
. VEE to 0.5 V
Ref- (measured to $\mathrm{V}_{\mathrm{CC}}$ ) $\qquad$ $V_{E E}$ to 0.5 V

## Temperature

Operating,
ambient
-25 to $+85^{\circ} \mathrm{C}$
junction ........................................ $+175^{\circ} \mathrm{C}$
Lead, Soldering ( 10 seconds) ............................ $+300^{\circ} \mathrm{C}$
Storage ................................................... 60 to $+150^{\circ} \mathrm{C}$

Note: 1. Operation at any Absolute Maximum Ratings is not implied. See Electrical Specifications for proper nominal applied conditions in typical applications.

## ELECTRICAL SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=$ ground, $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$, $\mathrm{I}_{\text {Set }}=1.105 \mathrm{~mA}$, unless otherwise specified.

| PARAMETERS | TEST CONDITIONS | TEST LEVEL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |
| Integral Linearity Error | $1.0 \mathrm{~mA}<\mathrm{l}_{\mathrm{set}}<1.3 \mathrm{~mA}$ | VI | $\begin{aligned} & \hline-.37 \\ & -.95 \end{aligned}$ |  | $\begin{aligned} & +.37 \\ & +.95 \end{aligned}$ | $\begin{aligned} & \text { \% Full Scale } \\ & \text { LSB } \end{aligned}$ |
| Differential Linearity Error | $1.0 \mathrm{~mA}<1 \mathrm{Set}<1.3 \mathrm{~mA}$ | VI | $\begin{aligned} & \hline-0.2 \\ & -0.5 \end{aligned}$ |  | $\begin{aligned} & +0.2 \\ & +0.5 \end{aligned}$ | $\begin{aligned} & \text { \% Full Scale } \\ & \text { LSB } \end{aligned}$ |
| Gain Error |  | VI | -6.5 |  | +6.5 | \% Full Scale |
| Gain Error Tempco |  | V |  | 150 |  | PPM $/{ }^{\circ} \mathrm{C}$ |
| Input Capacitance, REF+, REF- |  | V |  | 5 |  | pF |
| Compliance Voltage, +Output |  | VI | -1.2 |  | 1.5 | V |
| Compliance Voltage, -Output |  | VI | -1.2 |  | 1.5 | V |
| Equivalent Output Resistance |  | VI | 20 |  |  | $\mathrm{k} \Omega$ |
| Output Capacitance |  | V |  | 12 |  | pF |
| Maximum Current, + Output |  | IV | 45 |  |  | mA |
| Maximum Current, - Output |  | IV | 45 |  |  | mA |
| Output Offset Current |  | VI |  | 0.05 | 0.5 | LSB |
| Input Voltage, Logic HIGH |  | VI | -1.0 |  |  | V |
| Input Voltage, Logic LOW |  | VI |  |  | -1.5 | V |
| Convert Voltage, Common Mode Range (VICM) |  | IV | -0.5 |  | -2.5 | V |
| Convert Voltage, Differential (VIDF) |  | IV | 0.4 |  | 1.2 | V |
| Input Current, Logic LOW, Data and Controls |  | VI |  | 35 | 120 | $\mu \mathrm{A}$ |
| Input Current, Logic HIGH, Data and Controls |  | VI |  | 40 | 120 | $\mu \mathrm{A}$ |
| Input Current, Convert |  | VI |  | 2 | 60 | $\mu \mathrm{A}$ |

## ELECTRICAL SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=$ ground, $\mathrm{V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 0.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}, \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF}$, $\mathrm{I}_{\text {Set }}=1.105 \mathrm{~mA}$, unless otherwise specified.

| PARAMETERS | TEST CONDITIONS | LEVEL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |
| Input Capacitance, Data and Controls |  | V |  | 3.0 |  | pF |
| Power Supply Sensitivity |  | VI | -120 | 20 | +120 | $\mu \mathrm{A} / \mathrm{V}$ |
| Supply Current |  | VI |  | 155 | 220 | mA |
| DYNAMIC CHARACTERISTICS (RL=37.5 ohms, $\mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{IS}_{\text {et }}=1.105 \mathrm{~mA}$ ) |  |  |  |  |  |  |
| Maximum Conversion Rate | B Grade <br> A Grade | $\begin{aligned} & \hline \text { IV } \\ & \text { IV } \end{aligned}$ | $\begin{aligned} & 165 \\ & 275 \\ & \hline \end{aligned}$ |  |  | MWPS MWPS |
| Rise Time | $\begin{aligned} & 10 \% \text { to } 90 \% \text { G.S. } \\ & T_{A}=T_{\text {MIN }} \text { to } T_{\text {MAX }} \end{aligned}$ | $\begin{aligned} & \mathrm{IV} \\ & \mathrm{IV} \end{aligned}$ |  |  | $\begin{aligned} & 1.6 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Rise Time | $\begin{aligned} & 10 \% \text { to } 90 \% \text { G.S. } \\ & R_{L}=25 \text { ohms } \end{aligned}$ | V |  | 1.0 |  | ns |
| Current Settling Time, Clocked Mode | To 0.2\% G.S. | V |  | 7.0 |  | ns |
| Current Settling Time, Clocked Mode | To 0.8\% G.S. | V |  | 5.5 |  | ns |
| Current Settling Time, Clocked Mode tsI | $\begin{aligned} & \text { To 0.2\% G.S. } \\ & R_{L}=25 \Omega \\ & \hline \end{aligned}$ | V |  | 4.5 |  | ns |
| Clock to Output Delay, Clocked Mode tDSC | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$ | $\begin{aligned} & \text { IV } \\ & \text { IV } \end{aligned}$ |  | 2.2 | $\begin{aligned} & 4.0 \\ & 4.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Data to Output Delay, Transparent Mode tDST | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ | $\begin{aligned} & \hline \mathrm{IV} \\ & \mathrm{IV} \end{aligned}$ |  | 3.2 | $\begin{aligned} & 6.0 \\ & 6.0 \end{aligned}$ | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Convert Pulse Width, ( Low or High) tpWL, tpWH | B Grade <br> A Grade | $\begin{aligned} & \hline \mathrm{IV} \\ & \mathrm{IV} \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 1.8 \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Glitch Energy | Area $=1 / 2 \mathrm{VT}$ | V |  | 4 |  | pV -s |
| Reference Bandwidth, -3 dB |  | V |  | 1.0 |  | MHz |
| Set-up Time, Data and Controls ts | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{IV} \\ & \mathrm{IV} \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \hline \end{aligned}$ |
| Hold Time, Data and Controls $\qquad$ th | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{aligned} & \mathrm{IV} \\ & \mathrm{IV} \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.5 \\ & 0.5 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| Slew Rate | $\begin{aligned} & 20 \% \text { to } 80 \% \text { G.S. } \\ & \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \end{aligned}$ | $\begin{aligned} & \text { IV } \\ & \text { IV } \end{aligned}$ | $\begin{aligned} & 390 \\ & 325 \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{V} / \mu \mathrm{S} \\ & \mathrm{~V} / \mu \mathrm{S} \end{aligned}$ |
| Clock Feedthrough | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$ | $\begin{aligned} & \hline \text { IV } \\ & \text { IV } \end{aligned}$ |  |  | -48 -48 | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \end{aligned}$ |

## TEST LEVEL CODES

All electrical characteristics are subject to the following conditions: All parameters having min/ max specifications are guaranteed. The Test Level column indicates the specific device testing actually performed during production and Quality Assurance inspection. Any blank section in the data column indicates that the specification is not tested at the specified condition.

## TEST LEVEL TEST PROCEDURE

III QA sample tested only at the specified temperatures.

V Parameter is a typical value for information purposes only.
$100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Parameter is guaranteed over specified temperature range.

Figure 1 - Functional Diagram


## APPLICATION INFORMATION

The SPT1018 is a high speed video digital-to-analog converter capable of conversion rates of up to 275 MWPS. This makes the device suitable for driving $1500 \times 1800$ pixel displays at 70 to 90 Hz update rates.

The SPT1018 is separated into different conversion rate categories as shown in table I.

The SPT1018 has 10 KH and 100K ECL logic level compatible video controls and data inputs. The complementary analog output currents produced by the devices are proportional to the product of the digital control and data inputs in conjunction with the analog reference current. The SPT1018 is segmented so that the four MSBs of the input data are separated into a parallel thermometer code. From here,
fifteen identical current sinks are driven to fabricate sixteen coarse output levels. The remaining four LSBs drive four binary weighted current switches.

The MSB currents are then summed with the LSBs, which provide a one-sixteenth of full scale contribution, to provide the 256 distinct analog output levels.

The video control inputs drive weighted current sinks that are added to the output current to produce composite video output levels. These controls, Sync, Blank, Reference White (Force High), and Bright are needed in video applications.

Another feature that similar video D/A converters do not have is the Feedthrough Control. This pin allows registered or unregistered operation of the video control and data inputs. In the registered mode, the composite functions are latched to the pixel data to prevent screen-edge distortions generally found on unregistered video DACs.

Table I - The SPT1018 Family and Speed Designations

| PART NUMBER | UPDATE | COMMENTS |
| :---: | :---: | :--- |
| SPT1018A | 275 MWPS | Suitable for $1200 \times 1500$ to $1500 \times 1800$ <br> displays at 60 to 90 Hz update rate. |
| SPT1018B | 165 MWPS | Suitable for $1024 \times 1280$ to $1200 \times 1500$ <br> displays at 60 to 90 Hz update rate. |

Figure 2 - Typical Interface Circuit


## TYPICAL INTERFACE CIRCUIT

## GENERAL

A typical interface circuit using the SPT1018 in a color raster application is shown in figure 2. The SPT1018 requires few external components and is extremely easy to use. The very high operating speeds of the SPT1018 require good circuit layout, decoupling of supplies, and proper design of transmission lines. The following considerations should be noted to achieve best performance.

## INPUT CONSIDERATIONS

Video input data and controls may be directly connected to the SPT1018. Note that all ECL inputs are terminated as closely to the device as possible to reduce ringing, crosstalk and reflections. A convenient and commonly used microstrip impedance is about 130 ohms, which is easily terminated using a 330 ohm resistor to $\mathrm{V}_{\text {EE }}$ and a 220 ohm resistor to Ground. This arrangement gives a Thevenin equivalent termination of 130 ohms to -2 volts without the need for a
-2 volt supply. Standard SIP (Single Inline Package) 220/330 resistor networks are available for this purpose. It is recommended that stripline or microstrip techniques be used for all ECL interface. Printed circuit wiring of known impedance over a solid ground plane is recommended.

## OUTPUT CONSIDERATIONS

The analog outputs are designed to directly drive a dual 50 or 75 ohm load transmission system as shown. The source impedances of the SPT1018 outputs are high impedance current sinks. The load impedance ( $R_{L}$ ) must be 25 or 37.5 ohms to attain standard RS-343-A video levels. Any deviation from this impedance will affect the resulting video output levels proportionally. As with the data interface, it is important that the analog transmission lines have matched impedance throughout, including connectors and transitions between printed wiring and coaxial cable. The combination of matched source termination resistor $\mathrm{R}_{\mathrm{S}}$ and load terminator $R_{L}$ minimizes reflections of both forward and reverse traveling waves in the analog transmission system. The return path for analog output current is $V_{C C}$ which is connected to the source termination resistor $\mathrm{RS}_{\mathrm{S}}$.

## POWER CONSIDERATIONS

The SPT1018 operates from a single -5.2 V standard supply. Proper bypassing of the supplies will augment the SPT1018's inherent supply noise rejection characteristics. As shown in figure 2, each supply pin should be bypassed as close to the device as possible with $0.01 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ capacitors.

The SPT1018 has two analog (VEE) power supply pins. Both supply pins should be properly bypassed as mentioned previously. This device also has two analog ( $\mathrm{V}_{\mathrm{CC}}$ ) ground pins. Both ground pins should be tied to the analog ground plane. Power and ground pins must be connected in all applications. If $\mathrm{a}+5 \mathrm{~V}$ power source is required, the ground pins ( $\mathrm{V}_{\mathrm{CC}}$ ) become the positive supply pins while the supply pins ( $\mathrm{V}_{\mathrm{EE}}$ ) become the ground pins. The relative polarities of the other input and output voltages must be maintained.

## REFERENCE CONSIDERATIONS

The SPT1018 has two reference inputs: Ref+ and Ref. These pins are connected to the inverting and noninverting inputs of an internal amplifier that serves as a reference buffer amplifier.

The output of the buffer amplifier is the reference for the current sinks. The amplifier feedback loop is connected around one of the current sinks to achieve better accuracy. (See figure 8.)

Since the analog output currents are proportional to the digital input data and the reference current (ISet), the full-scale output may be adjusted by varying the reference current. ISet is controlled through the Ref+ input on the SPT1018. A method and equations to set Iset is shown in figure 2. The

SPT1018 uses an external negative voltage reference. The external reference must be stable to achieve a satisfactory output and the Ref- pin should be driven through a resistor to minimize offsets caused by bias current. The value for $I_{\text {Set }}$ can be varied with the 500 ohm trimmer to change the full scale output. A double 50 ohm load ( 25 ohm ) can be driven if ISet is increased $50 \%$ more than ISet for doubly terminated 75 ohm video applications.

## COMPENSATION

The SPT1018 provides an external compensation input (COMP) for the reference buffer amplifier. In order to use this pin correctly, a capacitor should be connected between COMP and $\mathrm{V}_{\mathrm{EE}}$ as shown in figure 2. Keep the lead lengths as short as possible. If the reference is to be kept as a constant, use a large capacitor ( $.01 \mu \mathrm{~F}$ ). The value of the capacitor determines the bandwidth of the amplifier. If modulation of the reference is required, smaller values of capacitance can be used to achieve up to a 1 MHz bandwidth.

## DATA INPUTS AND VIDEO CONTROLS

The SPT1018 has standard single-ended data inputs. The inputs are registered to produce the lowest differential data propagation delay (skew) to minimize glitching. There are also four video control inputs to generate composite video outputs. These are Sync, Blank, Bright and Reference White or Force High. Also provided is the Feedthrough control as mentioned earlier. The controls and data inputs are all 10 KH and 100 K ECL compatible. In addition, all have internal pulldown resistors to leave them at a logic low so the pins are inactive when not used. This is useful if the devices are applied as standard DACs without the need for video controls or if less than eight bits are used.

Figure 3-Timing Diagram


Table II - Video Control Operation (Output values for set-up = 10 IRE and $\mathbf{7 5}$ ohm standard load)

| Sync | Blank | Ref <br> White | Bright | Data <br> Input | Out - (mA) | Out - (V) | Out - (IRE) | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| 1 | X | X | X | X | 28.57 | -1.071 | -40 | Sync Level |
| 0 | 1 | X | X | X | 20.83 | -0.781 | 0 | Blank Level |
| 0 |  | 0 | 1 | 1 | X | 0.00 | 0.000 | 110 |
| 0 | 0 | 1 | 0 | X | 1.95 | -0.073 | 100 | Enhanced High Level |
| 0 | 0 | 0 | 0 | $000 \ldots$ | 19.40 | -0.728 | 7.5 | Normal High Level |
| 0 | 0 | 0 | 0 | $111 \ldots$ | 1.95 | -0.073 | 100 | Normal High Level |
| 0 | 0 |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 1 | $000 \ldots$ | 17.44 | -0.654 | 17.5 | Enhanced Low Level |
| 0 | 0 | 0 | $111 \ldots$ | 0.00 | 0.000 | 110 | Enhanced High Level |  |
| 0 |  |  |  |  |  |  |  |  |

The SPT1018 is usually configured in the synchronous mode. In this mode, the controls and data are synchronized to prevent pixel dropout. This reduces screen-edge distortions and provides the lowest output noise while maintaining the highest conversion rate. By leaving the Feedthrough (FT) control open (low), each rising edge of the convert (CONV) clock latches decoded data and control values into a D-type internal register. The registered data is then converted into the appropriate analog output by the switched current sinks. When FT is tied high, the control inputs and data are not registered. The analog output asynchronously tracks the input data and video controls. Feedthrough itself is asynchronous and usually used as a DC control.

The controls and data have to be present at the input pins for a set-up time of $t_{s}$ before, and a hold time of th after, the rising edge of the clock (CONV) in order to be synchronously registered. The set-up and hold times are not important in the asynchronous mode. The minimum pulse widths high (tpwh) and low (tpwL) as well as settling time become the limiting factors. (See figure 3.)

The video controls produce the output levels needed for horizontal blanking, frame synchronization, etc., to be compatible with video system standards as described in RS-343-A. Table II shows the video control effects on the analog output. Internal logic governs Blank, Sync, and Force High so that they override the data inputs as needed in video applications. Sync overrides both the data and other controls to produce full negative video output (figure 9).

Reference White video level output is provided by Force High, which drives the internal digital data to full scale output
or 100 IRE units. Bright gives an additional $10 \%$ of full scale value to the output level. This function can be used in graphic displays for highlighting menus, cursors or warning messages. Again, if the devices are used in non-video applications, the video controls can be left open.

## CONVERT CLOCK

For best performance, the clock should be ECL driven, differentially, by utilizing CONV and $\overline{\text { CONV (figure 4). By }}$ driving the clock this way, clock noise and power supply/ output intermodulation will be minimized. The rising edge of the clock synchronizes the data and control inputs to the SPT1018. Since the actual switching threshold of CONV is determined by CONV, the clock can be driven single-ended by connecting a bias voltage to $\overline{\mathrm{CONV}}$. The switching threshold of CONV is set by this bias voltage.

## ANALOG OUTPUTS

The SPT1018 has two analog outputs that are high impedance, complementary current sinks. The outputs vary in proportion to the input data, controls and reference current values so that the full scale output can be changed by setting Iset as mentioned earlier.

In video applications, the outputs can drive a doubly terminated 50 or 75 ohm load to standard video levels. In the standard configuration of figure 5 , the output voltage is the product of the output current and load impedance and is between 0 and -1.07 V . The Out- output (figure 9 ) will provide a video output waveform with the Sync pulse bottom at the -1.07 V level. The Out+ is inverted with Sync up.

Figure 4- CONVert, $\overline{\text { CONV }}_{\text {ert }}$ Switching Levels


Figure 5A - Standard Load


Figure 5B - Test Load


## TYPICAL RGB GRAPHICS SYSTEM

In an RGB graphics system, the color displayed is determined by the combined intensities of the red, green and blue (RGB) D/A converter outputs. A change in gain or offset in any of the RGB outputs will affect the apparent hue displayed on the CRT screen.

Thus, it is very important that the outputs of the D/A converters track each other over a wide range of operating conditions. Since the D/A output is proportional to the product of the reference and digital input code, a common reference should be used to drive all three D/As in an RGB system to minimize RGB DAC-to-DAC mismatch and improve TC tracking.

The SPT1019 contains an internal precision bandgap reference which completely eliminates the need for an external reference. The reference can supply up to $50 \mu \mathrm{~A}$ to an
external load, such as two other DAC reference inputs. (See the SPT1019 data sheet).

The circuits shown in figure 6 illustrate how a single SPT1019 may be used as a master reference in a system with multiple DACs (such as RGB). The other DACs are simply slaved from the SPT1019's reference output. The SPT1018s shown are especially well-suited to be slaved to a SPT1019 for a better TC tracking from DAC-to-DAC, since they are essentially SPT1019s without the reference. The SPT1018 is pin-compatible with the TDC1018, that does not have an internal reference. Although either the TDC1018 or the SPT1018 may be slaved from an SPT1019, the higher performance SPT1018 and the above mentioned DAC-to-DAC TC tracking is the best choice for new designs.

No external reference is required for operation of the SPT1019, as this function is provided internally. The internal reference is a bandgap type and is suitable for operation over extended temperature ranges. The SPT1018 must use an external reference.

Figure 6-Typical RGB Graphics System


Figure 7 - Burn-In Circuit


Figure 8 - DAC Output Circuit


Figure 9 - Video Output Waveform for Standard Load


Figure 10 - Equivalent Input Circuits - Data, Clock, Controls and Reference


## PACKAGE OUTLINE

## 24-Lead PDIP



## PIN ASSIGNMENTS



PIN FUNCTIONS
Name Function

| D3 | Data Bit 3 |
| :--- | :--- |
| D2 | Data Bit 2 |
| D1 | Data Bit 1 |
| D0 | Data Bit 0 (LSB) |
| VEE | Negative Supply |
| CONV | Convert Clock Input |
| CONV | Convert Clock Input Complement |
| FT | Register Feedthrough Control |
| VCC | Positive Supply |
| FH | Data Force High Control |
| Blank | Video Blank Input |
| BRT | Video Bright Input |
| Sync | Video Sync Input |
| Ref- | Reference Current - Input |
| Ref+ | Reference Current + Input |
| COMP | Compensation Input |
| Out- | Output Current Negative |
| Out+ | Output Current Positive |
| D7 | Data Bit 7 (MSB) |
| D6 | Data Bit 6 |
| D5 | Data Bit 5 |
| D4 | Data Bit 4 |
|  |  |

## ORDERING INFORMATION

| PART NUMBER | DESCRIPTION | TEMPERATURE RANGE | PACKAGE |
| :--- | :--- | :---: | :---: |
| SPT1018AIN | 8-BIT, 275 MWPS DAC | -25 to $+85^{\circ} \mathrm{C}$ | 24 L PDIP |
| SPT1018BIN | 8-BIT, 165 MWPS DAC | -25 to $+85^{\circ} \mathrm{C}$ | 24 L PDIP |

Signal Processing Technologies, Inc. reserves the right to change products and specifications without notice. Permission is hereby expressly granted to copy this literature for informational purposes only. Copying this material for any other use is strictly prohibited.

WARNING - LIFE SUPPORT APPLICATIONS POLICY - SPT products should not be used within Life Support Systems without the specific written consent of SPT. A Life Support System is a product or system intended to support or sustain life which, if it fails, can be reasonably expected to result in significant personal injury or death.

Signal Processing Technologies believes that ultrasonic cleaning of its products may damage the wire bonding, leading to device failure. It is therefore not recommended, and exposure of a device to such a process will void the product warranty.

